Page 29 - Information_Practice_Fliipbook_Class11
P. 29
B. Cache Memory
Thtnmroctyyingnymttdnofnan PUniynouchnhightrncoomartdntonthtnrattnatnwhichnan PUncanntxchangtndatanwithnRAM.nThuy,n
thtntxtcutonnymttdnofninytructonyninvolvingnrtadnandnwrittnacctyynfroonandntonotoorSnartnlioittdnbSnthtnymttdnofn
otoorS.n onytqutntlS,nthtnovtrallnmroctyyingnymttdnofnthtncoomuttrnySyttonbtcootynylow.nnTonovtrcootnthtngamn
bttwttnnthtn PUnymttdnandnthtnrattnatnwhichndataniyntxchangtdnbttwttnnthtn PUnandnotoorS,nhigh-ymttdncache
memory iynmlactdnbttwttnnthtn PUnandnmrioarSnotoorSn(Fign1.6).nThtncachtniynuytdntonytortnthtnfrtqutntlSnuytdn
inytructonynandndata.nThuy,nthtnavtragtntotnrtquirtdntonacctyyndatanfroonmrioarSnotoorSniynrtductd.nWhtntvtrnthtn
PUnnttdynyootndata/ninytructon,nitnfirytnchtckynfornitynavailabilitSninnthtncacht.nOnlSnifnthtnrtquirtdndata/inytructonniyn
notnfoundninnthtncachtn(cachtnoiyy),nitniynrtadnfroonthtnoainnotoorS.n
achtn
MtoorS
PU
PrioarSn toragt/
MtoorS tcondarSn
MtoorS
Fign1.6:n achtnMtoorSn
Give a one-word answer for the following:
(i) The high-speed temporary storage in the CPU.
(ii) The type of operations in ALU that return True or False.
(iii) An eight-bit sequence.
(iv) A non-volatile memory that stores instructions for booting.
(v) A type of memory that stores frequently used instructions.
C. Secondary Memory
OmmoytdntonthtnRAM,nthtnytcondarSnotoorSnytortyndatanandninytructonyninnthtncoomuttrnySyttonmtroantntlS.nEvtnn
thoughnROMnalyonytortyndatanmtroantntlS,nitniynvtrSntxmtnyivtnandndotynnotnallowndatanoodificaton.nThtnytcondarSn
otoorSniynuytdntonytortndatanandninytructonynfornthtnlongnttronaynitniynnon-volatlt.nFurthtr,nthtnytcondarSnotoorSnhayn
anouchnlargtrnytoragtncamacitSnthannthtnmrioarSnotoorS.nItniynylowtrnbutnchtamtrnthannmrioarSnotoorS.nHowtvtr,nthtn
PUncannotnacctyynytcondarSnotoorSndirtctlS.nThtnconttntynytortdnonnytcondarSnotoorSnouytnfirytnbtnloadtdninton
thtnoainnotoorSnfornmroctyyingnbSnthtn PU.n tcondarSnotoorSnincludtynhardndiyky,ncoomactndiykyn( Dy),notoorSn
cardy,nmtnndrivty,nandnyolid-ytattndrivtyn( Dy).nFurthtr,namartnfroonthtnafortotntontdnytcondarSnytoragtnotdianthatn
iynowntdnbSnancoomuttrnytrvictnctntrtnornanuytrnofnancoomuttrnySyttonuytry,nnowadaSy,ndataniynalyonytortdninnanvirtualn
ymactnorncloud,nwhichniynoanagtdnbSnytrvictnmrovidtrynliktnGooglt,nMicroyoft,nandnAoazon.nGoogltnDrivtniynanntxaomltn
ofnvirtualnytoragt.
1.5.3 Data Transfer Between Memory and CPU
DataniyntranyftrrtdnbttwttnndifftrtntncoomontntynofnancoomuttrnySytton( PUntonmrioarSnotoorSnandnvictnvtryanorn
mrioarSnotoorSntonytcondarSnotoorS,norncachtnotoorSnton PUnandnvictnvtrya)nuyingnmhSyicalnconntctonyncalltdn
buyty.nThtrtnnartnthrttntSmtynofnbuyty:
Data Bus:nItniynuytdntontranyftrndatanbttwttnndifftrtntn PUncoomontnty.n
Introductonnton oomuttrn Syttoy 15

